In this first part of further discussion on the Intermediate constructs of VHDL, we will be discussing how decision and branches can be implemented in VHDL. The list below is the outline for the discussion in the video.
Finite State Machine (FSM)
Design workflow
Medvedev
Moore
Mealy
Help us caption & translate this video!
https://amara.org/v/5PtW/
Post time: Mar-21-2017